

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addease COMMISSIONER FOR PATENTS PO Box 1430 Alexandra, Virginia 22313-1450 www.webjo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/519,347	06/20/2005	Jorg Sorg	5367-144PUS	2965	
27799 7590 (2/25/2008 COHEN, PONTANI, LIEBERMAN & PAVANE			EXAM	EXAMINER	
551 FIFTH AVENUE			TRAN, THANH Y		
SUITE 1210 NEW YORK.	NY 10176		ART UNIT	PAPER NUMBER	
			2892		
			MAIL DATE	DELIVERY MODE	
			02/25/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/519,347 SORG ET AL. Office Action Summary Examiner Art Unit THANH Y. TRAN 2892 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 11 January 2008. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1 and 3-19 is/are pending in the application. 4a) Of the above claim(s) _____ is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1 and 3-19 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. Attachment(e)

1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patient Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/95/08) Paper Nots)Mall Date	4) Interview Summary (PTO-413) Paper No(s)Mail Date. 5) Actine of Informal Pater Lapplication. 6) Other:	
S. Patent and Trademark Office		

Art Unit: 2892

DETAILED ACTION

Response to Amendment

Applicant's request for reconsideration of the finality of the rejection of the last Office
action is persuasive and, therefore, the finality dated 10/09/07 of that action is withdrawn.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- Claims 1, 3, 5, 9, 12, and 16, 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Galli et al (U.S. 33).

As to claim 1, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode comprising: a chip package which has a leadframe (comprising elements 10, 42), and a semiconductor chip (30) which is arranged on, and is in electrical contact with, the leadframe (comprising elements 10, 42) and which contains an active region (44), wherein the leadframe (comprising elements 10, 42) is formed by a flexible multi-layered sheet that comprises a metal foil (42) and a plastic film ("plastic film base"/"thermoplastic film layer" 10) (see col. 2, lines 21-22, col. 6, lines 59-60, and col. 8, lines 54-57), the plastic film (10) being arranged on, and connected to, the metal foil (42).

As to claim 3, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package, wherein the plastic film (10) is adhesively bonded to the metal foil (42) via plastic encapsulant 45.

Application/Control Number: 10/519,347
Art Unit: 2892

As to claim 5, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package, wherein the semiconductor chip (30) comprises a first contact area ("pad" 31) on the first chip connection region, and a second contact area (second "pad" 31) coupled to the second chip connection region.

As to claim 9, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package, wherein the semiconductor chip (30) is embedded in an encapsulating material (45).

As to claim 12, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package and a corresponding method, comprising: providing a leadframe (comprising elements 10, 42) from a flexible multi-layered sheet which has a first chip connection region (a first chip connection region is a region of 12 corresponding a first "pad" 31) and a second chip connection region (a second chip connection region is a region of 12 corresponding a second "pad" 31), the flexible multi-layered sheet (comprising elements 10, 42) that comprises a metal foil (42) and a plastic film (10) ("plastic film base"/"thermoplastic film layer" 10) (see col. 2, lines 21-22, col. 6, lines 59-60, and col. 8, lines 54-57), the plastic film (10) being arranged on, and connected to, the metal foil (42); providing a semiconductor chip (30), which contains an active, (44) radiation-emitting region ("diode", see col. 1, lines 19-26) and has a first contact area (first "pad" 31) and a second contact area (second "pad" 31); mounting the semiconductor chip (30) with the first contact area (first "pad" 31) on the first chip connection region of the leadframe (comprising elements 10, 42); connecting the second contact area (second "pad" 31) to the second chip connection region of the leadframe

Art Unit: 2892

(comprising elements 10, 42); and encapsulating the semiconductor chip (30) with a transparent or translucent encapsulating material ("plastic encapsulati" 45).

As to claim 16, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package and a corresponding method, wherein in the encapsulating step, the encapsulating material (45) is injection-molded onto the plastic film (10) of the multi-layered sheet (comprising elements 10, 42).

As to claim 18, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package and a corresponding method, wherein the first and second chip connection regions (first and second chip connection regions are regions of 12 corresponding first and second "pads" 31) of the leadframe (comprising elements 10, 42) are short-circuited and grounded in the steps of mounting the semiconductor chip (30), connecting the second contact area (second "pad" 31) and encapsulating the semiconductor chip (30).

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all
 obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior at are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

Art Unit: 2892

the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

 Claims 4, 13-15, 17, and 19_are rejected under 35 U.S.C. 103(a) as being unpatentable over Galli et al (U.S. 3,781,596) in view of Jung et al (U.S. 4,812,421).

As to claims 4, 13-14, and 17, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package, wherein the metal foil (42) comprises a first chip connection region (a first chip connection region is a region of 12 corresponding a first "pad" 31) and a second chip connection region (a second chip connection region is a region of 12 corresponding a second "pad" 31); and wherein in the encapsulating step, a runner is led through a plurality of chips (84) arranged on the multi-layered sheet (comprising elements 60, 42) (see claims 9-12).

Galli et al does not disclose the steps of providing a leadframe comprising punching the thin film metal foil in order to define the first and second connection regions, and punching the plastic film in order to define openings for the electrical connection of the semiconductor chip.

Jung et al discloses in figures 5-10 an apparatus comprising the steps of providing a leadframe (60, 42) comprising punching the thin film metal foil (42) in order to define the first and second connection regions, and punching the plastic film (60) in order to define openings (90) for the electrical connection of the semiconductor chip (see col. 5, lines 50-55). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Galli et al by having the steps of providing a leadframe

Art Unit: 2892

comprising punching the thin film metal foil and punching the plastic film as taught by Jung et al for electrically isolating the "beam leads"/(metal foil).

As to claim 15, Galli et al discloses in figure 6b a surface-mountable miniature luminescent diode or photodiode with a chip package and a corresponding method, wherein the step of providing a leadframe (comprising elements 10, 42) comprises the adhesive bonding of the foil (42) and the film (10). It should be noted that: foil 42 is adhesively bonded to film (10) via plastic encapsulant 45.

As to claim 19, Galli et al does not disclose a plurality of chips arranged on the multi-layered sheet are tested for their functional capability after the encapsulating step and in that, for this purpose, the individual chips are electrically isolated when they are mounted.

Jung et al discloses in figures 5-10 an apparatus comprising a plurality of chips (84) arranged in the leadframe (comprising elements 42, 60) and wherein the individual chips (84) are electrically isolated when they are mounted. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Galli et al by providing a plurality of individual chips as taught by Jung et al for the purpose of producing/making a plurality of individual semiconductor devices/packages.

 Claims 6-8 and 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Galli et al (U.S. 3.781.596).

As to claims 6, 8 and 10-11, As to claim 4, Galli et al discloses in figure 6b a surfacemountable miniature luminescent diode or photodiode with a chip package, wherein one of the preceding claims, characterized in that the luminescent diode ("diode", see col. 1, lines 19-26).

Art Unit: 2892

Galli et al does not disclose thickness of the metal foil is less than 80 µm; wherein the thickness of the plastic film is less than 80 µm; wherein the leadframe has footprint dimensions of approximately 0.5 mm x 1.0 mm or less; the luminescent diode has a total thickness of approximately 400 µm or less. However, the dimension range for a metal foil or a leadframe; and a desired thickness range for a plastic film or a luminescent diode would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

As to claim 7, Galli et al does not disclose the plastic film comprises an epoxy resin film. However, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify apparatus of Galli et al by using epoxy resin film for forming a plastic film for providing a reliable thermally insulating layer for the semiconductor package, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended used as a matter of obvious design choice. In re Leshin, 125 USPQ 416.

Response to Arguments

Art Unit: 2892

6. Applicant's arguments with respect to claims 1 and 3-19 have been considered but are

moot in view of the new ground(s) of rejection.

Contact Information

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Thanh Y. Tran whose telephone number is (571) 272-2110. The

examiner can normally be reached on M-F (9-6:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Thao X Le, can be reached on 571-272-1708. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/T. Y. T./ Examiner, Art Unit 2892. /Thao X Le/ Supervisory Patent Examiner, Art Unit 2892 Art Unit: 2892